Skip to content
F

FER

Project ID: 3005
Topics: FPGA Benchmark Roofline

FER (FPGA Empirical Roofline) is a benchmarking tool to empirically estimate the Roofline of an FPGA

Find file