Explore projects
-
-
Updated
-
Updated
-
FER (FPGA Empirical Roofline) is a benchmarking tool to empirically estimate the Roofline of an FPGA
Updated -
-
-
-
Updated
-
Updated
-
Updated
-
Updated
-
Updated
FER (FPGA Empirical Roofline) is a benchmarking tool to empirically estimate the Roofline of an FPGA